**WEEKLY REPORT**

|  |  |
| --- | --- |
| **DATE** | **PROGRESS** |
| 7.2 | Downloaded & Read   1. A 595pW 14pJ/Cycle Microcontroller with Dual-Mode Standard Cells and Self-Startup for Battery-Indifferent Distributed Sensing 2. Dynamically Adaptable Pipeline for Energy-Efficient Microarchitectures Under Wide Voltage Scaling   Focusing on standard cells that support dual-mode operation & configurable pipeline structure used under different voltage respectively. |
| 7.3 | Attending the graduation ceremony |
| 7.4 | Tried using virtuoso to perform simulation with spectre simulator but failed;  Adapted 14 necessary files to perform DC simulation with hspice and worked. |
| 7.5 | Tried adapting 3 more files to support TRAN simulation in virtuoso with hspcie simulator and worked.<late in the afternoon went to take photos> |
| 7.6 | Read Synthesis of Dual Mode Logic that combined static CMOS logic and dynamic logic to get a dual-mode circuit that works with low power(by cutting off pre-charging transistor) or high speed(by enabling pre-charge scheme).  Tried run simulation in config view using virtuoso but fialed. |
| **PLAN** | To ask Li Hui about the config view simulation.  To construct circuits in *A 595pW 14pJ/Cycle Microcontroller with Dual-Mode Standard Cells and Self-Startup for Battery-Indifferent Distributed Sensing* in virtuoso and conduct simulation.  To construct circuits in *Synthesis of Dual Mode Logic* and conduct simulation. |

Name Ma Ce Data:2019.7.6